首页 | 本学科首页   官方微博 | 高级检索  
   检索      

面向SDR应用的向量存储器的设计与优化
引用本文:陈海燕,刘 胜,刘 仲,陈书明.面向SDR应用的向量存储器的设计与优化[J].国防科技大学学报,2012,34(3):98-102.
作者姓名:陈海燕  刘 胜  刘 仲  陈书明
作者单位:国防科技大学计算机学院,湖南长沙,410073
基金项目:国家"核高基"重大专项
摘    要:针对面向SDR应用的SIMD数字信号处理器高带宽数据访存需求,提出并实现了一种新型的向量存储结构.该向量存储器由16路向量存储块构成,每路采用两组多体低位地址交叉编址存储结构,减少了访存体冲突,充分利用多存储体带宽,以较小的功耗代价实现并行访问多个向量数据.在此基础上,还设计了一种向量访存重整理单元,使向量存储器可灵活支持多路SIMD结构向量处理单元的非对齐访问,实现了其对向量存储器的共享.测试结果表明,该向量存储器能有效减少或消除向量处理单元之间的数据混洗操作,加速相关应用算法.

关 键 词:向量处理  单指令流多数据流  访存冲突  多存储体交叉  混洗  非对齐访问
收稿时间:6/2/2011 12:00:00 AM

Design and optimization of the vector memory applying for SDR
CHEN Haiyan,LIU Sheng,LIU Zhong and CHEN Shuming.Design and optimization of the vector memory applying for SDR[J].Journal of National University of Defense Technology,2012,34(3):98-102.
Authors:CHEN Haiyan  LIU Sheng  LIU Zhong and CHEN Shuming
Institution:(College of Computer,National University of Defense Technology,Changsha 410073,China)
Abstract:To meet the high memory bandwidth of SDR-oriented SIMD DSPs,a novel Vector Memory(VM) architecture is proposed.The VM consists of 16-way Vector Memory Blocks(VBs),and each VB contains two groups of multi-bank memory structure with low-order interleaved addressing.This structure aims at reducing the memory access conflicts,making best use of the bandwidth of the multi-bank memory,and realizing the parallel vector data access at the cost of low power consumption.Besides,a vector rearrangement unit is designed and implemented in the VM to support the 16-way unaligned SIMD vector access and share the VM space.Experimental results show that the proposed VM architecture can efficiently reduce or eliminate the data shuffling operations and speed up SDR applications.
Keywords:vector processing  SIMD  memory access conflict  multi-bank interleave  shuffle  unaligned access
本文献已被 CNKI 万方数据 等数据库收录!
点击此处可从《国防科技大学学报》浏览原始摘要信息
点击此处可从《国防科技大学学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号