首页 | 本学科首页   官方微博 | 高级检索  
   检索      

便携式逻辑分析仪硬件平台设计
引用本文:刘俊杰,师剑军,周瑞钊,张大江.便携式逻辑分析仪硬件平台设计[J].火力与指挥控制,2017,42(3).
作者姓名:刘俊杰  师剑军  周瑞钊  张大江
作者单位:空军工程大学防空反导学院,西安,710051
基金项目:陕西省自然科学基金资助项目
摘    要:针对现有逻辑分析仪制造成本高、不便携带以及应用场合受限的问题,设计了一种基于FPGA+STM32的便携式逻辑分析平台。该平台硬件成本低、易携带等指标满足大多数测试要求。其设计核心主要包括主控芯片、被测信号采样、触发控制、数据锁存、高速存储、串口通信、TFT液晶显示等电路,其功能实现主要依靠FPGA的硬件设计和STM32的软件控制。该平台最大可实现32通道、存储深度64 K、分析速率400 MSa/s的测试要求。通过该平台可以实现被测信号的采集、缓存、分析、显示等功能。

关 键 词:逻辑分析  FPGA  STM32  乒乓缓存

Design of Hardware Platform of Portable Logic Analyzer
LIU Jun-jie,SHI Jian-jun,ZHOU Rui-zhao,ZHANG Da-jiang.Design of Hardware Platform of Portable Logic Analyzer[J].Fire Control & Command Control,2017,42(3).
Authors:LIU Jun-jie  SHI Jian-jun  ZHOU Rui-zhao  ZHANG Da-jiang
Abstract:Aiming at the problem of high cost,absence of portability and limited apply situation of logic analyzer,a portable logic analysis platform based on the FPGA and STM32 is designed. The platform satisfies great amount of test request by the index of cost low and portability,and its design core includes main chip,sample of the tested signal,trigger control,data latch,high-rate save,series-port communication and TFT display,and the realization of its function mainly relies on hardware design of FPGA and software control of STM32. The platform can mostly realize the 32 channels,the storage-depth of 64k and the analyzed rate of 400 MSa/s. The platform can realize the collection, cache,analysis and display of the tested signal.
Keywords:logic analysis  FPGA  STM32  ping-pang cache
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号