首页 | 本学科首页   官方微博 | 高级检索  
   检索      

基于CP CI总线的时统模块测量电路设计
引用本文:刘东涛,王桂强.基于CP CI总线的时统模块测量电路设计[J].情报指挥控制系统与仿真技术,2014(1):138-142.
作者姓名:刘东涛  王桂强
作者单位:[1]海军驻426厂军事代表室,辽宁大连116005 [2]江苏自动化研究所,江苏连云港222061
摘    要:为解决时统模块的测试问题,提出了一种基于CPCI总线的数字时统模块测量电路。重点对测量电路的组成、测量原理、CPCI总线接口设计与驱动设计等内容进行了介绍。提出的测量电路满足了4块某型时统模块的批量测试需求。该测量电路具有稳定性高、性价比高、易于实现等优点,适合于工程应用。

关 键 词:时统模块  测量  CPCI总线  脉冲计数  状态机

A Time System Module Measure Circuit Based on CP CI Bus
LIU Dongtao,WANG Guiqiang.A Time System Module Measure Circuit Based on CP CI Bus[J].Information Command Control System and Simulation Technology,2014(1):138-142.
Authors:LIU Dongtao  WANG Guiqiang
Institution:1.Naval Military Representative Office in No.426 Factory, Dalian 116005; 2.Jiangsu Automation Research Institute, Lianyungang 222061, China)
Abstract:In order to resolve the difficulty in testing and measuring the time-system-module, this paper presents a measure circuit based on CPCI bus. This paper emphasizes the circuit comprising, measuring principle, CPCI Interface design and device driver design. The circuit satisfies 4 time-system-module's testing and measurement. The advantage of this circuit is high reliability, high price ratio and easy to realize, could be widely used in engineering.
Keywords:time system module  measure  CPCI Bus  pulse counter  state-machine
本文献已被 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号