低功耗微处理器中异步流水线设计

随着工艺的不断进步及芯片上资源的不断增加,微处理器设计遇到了一系列问题:为芯片提供一个全局时钟网络越来越困难,时钟扭曲等问题越来越突出,芯片的功耗问题越来越严重.上述这些因素促使人们将注意力逐渐转向异步电路设计.在设计异步微处理器过程中,异步流水线的设计是一个非常重要的问题.首先总结了微处理器设计中出现的各种流水线结构,并给出了相应的异步实现;然后提出了一种异步流水线设计流程,用于加速异步流水线的设计;最后利用提出的流程设计实现了几种异步功能单元,实验结果表明异步电路能够有效降低电路的功耗.

Design of Asynchronous Pipelines for Low-power Microprocessor

As the CMOS technology enters the deep submicron design era, the richness of the computational resources brings about a lot of problems, such as clock distribution, clock skew and high power dissipation. Asynchronous circuit style is an efficient approach to solve the problems, and it is becoming significantly attractive to the designers. The design of asynchronous pipelines is a very important issue in the process of designing asynchronous microprocessors. In this paper, various pipeline structures are summarizied and their asynchronous equivalents are presented, and then an asynchronous flow is proposed, Aiming at speeding up the asynchronous cicuit design. Finally, the flow is used to design several asynchronous pipelines. The experimental results show that the asynchronous technique can reduce the power consumption of microprocessor effectively.