一种高速实时数据采集处理系统设计 |
| |
引用本文: | 张素萍,李朝强,张建芬. 一种高速实时数据采集处理系统设计[J]. 火力与指挥控制, 2016, 0(7): 125-129. DOI: 10.3969/j.issn.1002-0640.2016.07.029 |
| |
作者姓名: | 张素萍 李朝强 张建芬 |
| |
作者单位: | 1. 天津中德职业技术学院,天津,300350;2. 北京经济管理职业学院,北京,102602;3. 暨南大学珠海校区,广东 珠海,519070 |
| |
基金项目: | 国家自然科学基金青年科学资助项目(51307071) |
| |
摘 要: | 针对目前高速数据采集中的实时性和同步性问题,提出了一种高速实时数据采集处理设计方案。根据上述方案进行了系统的硬件和软件设计,该系统以FPGA器件作为下位机控制核心,设计了时钟同步、数据采集、数据处理、数据缓存、数据通讯等功能模块;整个系统采用ARM微处理器作为上位机控制核心,基于嵌入式Linux 2.6内核进行软件编程,负责向FPGA发送设置参数和控制指令,同时对数据前端采样和处理数据进行存储、显示、统计等。经测试验证,该方案具有高速率、高精度、同步测量、实时处理、体积小、功耗低等优点。
|
关 键 词: | FPGA ARM 数据采集 数据处理 双口RAM 实时性 |
Design of a High-speed Real-time Data Acquisition and Processing System |
| |
Abstract: | One solution is proposed to enhance the real-time performance and synchrony in high-speed real-time data acquisition and processing. The data acquisitionand processing system is designed in hardware and software. The modules of clock synchronization,data sampling,processing,caching and communication are designed with the FPGA device as the control core of the lower computer. On the basis of Linux 2.6 kernel,the ARM microprocessor is selected as the upper computer to send the setting parameters and control instructions to the FPGA device. Via the ARM,the sampling data and processing data can be stored,displayed and counted. The tests show that the design scheme has the advantages of high speed,high precision,good synchrony,real-time processing ,small volume and low power consumption. |
| |
Keywords: | FPGA ARM data acquisition data processing dual-port RAM real time |
本文献已被 CNKI 万方数据 等数据库收录! |
|